Form PTO-1449 (modified) List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary)	ATTY. DKT. NO. 5681-03600 APPLICANT: Frankel, et al. FILING DATE: November 9, 2001	SERIAL NO. 10/007,816 GROUP: 2151

U.S. PATENT DOCUMENTS

EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE

		OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)
ρ_ς	D1	Lee, K.C., "A Virtual Bus Architecture for Dynamic Parallel Processing Parallel and Distributed Systems," IEEE Transactions, Vol. 4, Issue 2, February 1993, pages 121-130.
$P_\mathcal{S}$	D2	Lee, K.C., "A Virtual Bus for Dynamic Parallel Processing Parallel and Distributed Processing, 1990, Proceedings of the Second IEEE Symposium on December 9-13, 1990, pages 736-743.
D_3	D3	"Rule Base Driven Conversion of an Object Oriented Design Structure Into Standard Hardware Description Languages," Verschueren, A.C., IEEE Xplore, appears in Euromicro Conference, 1998, Proceedings. 24[th], vol. 1, August 25, 1998, pages 42-45.
PS	D4	"Modeling Communication with Objective VHDL," Putzke, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 83-89.
OS	D5	"A Procedural Language Interface for VHDL and its Typical Applications," Martinolle, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 32-38.
DS	D6	"The Verilog Procedural Interface for the Verilog Hardware Description Language," Dawson, et al., IEEE Xplore, appears in Verilog HDL Conference, 1996, Proceedings., 1996 International, February 26, 1996, pages 17-23.
DS	D7	"An Integrated Environment for HDL Verification," York, et al., IEEE Xplore, appears in Verilog HDL Conference, 1995, Proceedings., 1995 International, March 27, 1995, pages 9-18.
DS	D8	"The PowerPC 603 C++ Verilog Interface Model," Voith, R.P., IEEE Xplore, appears in Compcon Spring '94, Digest of Papters, Feb. 28, 1994, pages 337-340.
PS	D9	"Networked Object Oriented Verification with C++ and Verilog, Dearth, et al., IEEE, XP-002144328, 1998, 4 pages.
$P/$	D10	Patent Abstracts of Japan, publication no. 10326835, published December 8, 1998.
PS	D11	Patent Abstracts of Japan, publication no. 10049560, published February 20, 1998.
$D3$	D12	Patent Abstracts of Japan, publication no. 10340283, published December 22, 1998.
PS	D13	Patent Abstracts of Japan, publication no. 07254008, published October 3, 1995.
PS	D14	"Multiprocessing Verilog Simulator Exploits the Parallel Nature of HDLs." Lisa Maliniak, Electronic Design, Abstract, May 30, 1994, 1 page.

EXAMINER: _David Silver_   DATE CONSIDERED: _11/4/05_

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Information Disclosure Statement--PTO 1449 (modified)

		OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)
I)S	D15	"It's A Multithreaded World, Part 1," Charles J. Northrup, BYTE, May 1992, 7 pages.
I) S	D16	"It's a Multithreaded World, Part 2," Charles J. Northrup, BYTE, June 1992, pp. 351-356.
I) S	D17	"Weaving a Thread," Shashi Prasad, BYTE, October 1995, pp. 173-174.
	D18	"Making Sense of Collaborative Computing," Mark Gibbs, Network World Collaboration, January 10, 1994, 4 pages.
	D19	"Parallel Logic Simulation of VLSI Systems," Bailey, et al., ACM Computing Surveys, Vol. 26, No. 3, September 1994, pp. 255-294.
	D20	"Multithreaded Languages for Scientific and Technical Computing," Cherri M. Pancake, Proceedings of the IEEE, Vol. 81, No. 2, February 1993, pp. 288-304.
	D21	"Distributed Simulation Architecture, SW Environment, Enterprise Server Products," Purdue EE400 Presentation by Freyensee and Frankel, November 9, 2000, 13 pages.
	D22	"BNF and EBNF: What Are They And How Do They Work?," Lars Marius Garshol, October 12, 1999, pp. 1-10.
	D23	"VCK: Verilog-C Kernel," Testbench Automation, Distributed by Verilog Simulation, Hardware-Software Co-verification, 2001 Avery Design Systems, Inc., 8 pages.
	D24	"Principles of Verilog PLI," Swapnajit Mittra, Silicon Graphics Incorporated, 1999, 10 pages.
	D25	"IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language," IEEE, December 12, 1995, 8 pages.
	D26	"OpenVera 1.0, Language Reference Manual," Version 1.0, March 2001, pp. 4-1 to 4-34, pp. 5-1 to 5-32, 6-1 to 6-22, 7-1 to 7-24, 11-1 to 11-50, 12-1 to 12-8, 13-1 to 13-14, 14-1 to 14-20, 15-1 to 15-118.
	D27	"VLSI Designe of a Bust Arbitration Module for the 68000 Series of Microprocessors," Ososanya, et al., IEEE, 1994, pp. 398-402.
	D28	"A VHDL Standard Package for Logic Modeling," David R. Coelho, IEEE Design & Test of Computers, Vol. 7, Issue 3, June 1990, pp. 25-32
I)S	D29	"Corrected Settling Time of the Distributed Parallel Arbiter," M.M. Taub, PhD., IEEE Proceedings, Part E: Computers & Digitals, Vol. 139, Issue 4, July 1992, pp. 348-354.

EXAMINER: *David Silver*   DATE CONSIDERED: *11/4/05*

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Information Disclosure Statement--PTO 1449 (modified)

Form PTO-1449 (modified)	ATTY. DKT. NO. 5681-03600	SERIAL NO. 10/007,816
List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary)	APPLICANT: Frankel, et al. FILING DATE: November 9, 2001	GROUP: 2151

U.S. PATENT DOCUMENTS

EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
DS	C1	6,507,809	1/14/03	Yoshino et al.			

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)		

EXAMINER: David Siln   DATE CONSIDERED: 11/4/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Information Disclosure Statement--PTO 1449 (modified)